Abstract-Substrate coupling in 3-D-ICs using Cu through silicon vias (TSVs) is a predicament widely documented in recent literature. Yet, discussions remain limited to the electromagnetic framework, such that a complete understanding of noise propagation and absorption is hampered. This letter thoroughly examines these phenomena in the TSVs from the integrated perspectives of semiconductor physics and electromagnetic theory and investigates the noise reduction method using the combination of p+ guard-ring and grounded TSV via 3-D device simulation.
I. INTRODUCTION
T HE 3D-IC integration with Cu through-silicon via (TSV) can offer higher performance and lower power consumption in integrated circuits. TSV is emerging as a promising and feasible technique to merge stacked integrated circuits together electrically and reliably [1] . TSV is formed by etching a high aspect ratio silicon hole, covered with oxide liner and barrier layer, and filled with electroplated copper metal [2] . This circular metal-oxide-silicon (MOS) structure produces strong electrical coupling with the substrate [3] , [4] , and it exhibits C-V characteristics similar to a planar MOS capacitor. Although it is well known that transients resulting from digital switching in signal TSVs affect the transistors through the substrate coupling [5] , [6] , no one has yet thoroughly documented how this interaction occurs or how this interaction can be mitigated. As a result, no comprehensive examination of the effectiveness of guarding structures comprising TSVs to protect the transistors exists. The absence of such a discussion owes itself in large part to the fact that TSV literature is confined to the electromagnetic (EM) framework. Accordingly, a thorough understanding of noise propagation and noise absorption is needed in order to further understand guarding structures as well as how to enhance them. This letter investigates the design combination of p+ guard-ring and grounded TSV for noise mitigation from the perspectives of semiconductor substrate noise via 3D simulation by Sentaurus Device Simulator [7] and EM theory. In this way, we provide a complete analysis of the impact of TSV-induced substrate noise on the susceptible transistor by examining noise propagation up to a rise time of 10 ps. We discuss the effectiveness of the guarding structures in terms of either providing low-impedance absorption paths for the substrate (or well) or repelling minority carriers from affecting the susceptible transistors.
II. SHIELDING STRUCTURES FOR REDUCTION
OF TSV-INDUCED SUBSTRATE NOISE Due to the reality of System-on-a-Chip (SoC) in modern IC technologies, circuit clock and data frequencies operating in the gigahertz range or above and faster signal rise and fall times have made requirements on noise margins more stringent [8] . Current IC has been miniaturized to the point that even pure CMOS logic designs are subject to the limitation caused by switching noise propagating in the substrate. Switching noise is especially important for mixed-signal SoC, where analog circuits are integrated with digital systems. induce corresponding spectral components of noise currents to spread throughout the substrate. The fuller the frequency spectrum of the noise, the more intense the coupling of noise throughout the substrate through either ohmic or capacitive coupling, depending on whether the majority carrier diffusion or minority carrier diffusion dominates the local region of the substrate. During the switching operations of TSVs, either minority carriers or majority carriers injected into the substrate can contribute to the noise currents. We explore a guarding structure for noise current reduction that combines a p+ guard ring around the noisy TSV and a grounded TSV next to the noisy TSV. An industrial 90 nm CMOS technology [7] with a non-epi type substrate is adopted for this 3D simulation study, as shown in Fig. 2 . nMOSFET is adopted, since the noise impact on pMOSFET is smaller at lower frequencies due to the reverse-biased junction between the N-well and the P-substrate.
Note that MOSFET scaling increases the substrate doping concentration necessary to reduce the threshold voltage, since a smaller supply voltage is required. Yet at the same time, the substrate conductivity increases and provides a lower impedance path for noise current propagation. Hence, lightly doped substrates where noise currents can be attenuated by the resistance of the substrate are preferred for mixed signal SoC, but have the disadvantage of the latch-up parasitic effect. Therefore a tradeoff with doping concentration between latchup prevention and noise lessening can be expected. The noise can be reduced by steering the noise currents to the quiet ground (quiet supply) and guard rings. The guard ring we use here is a p+ guard ring, which serves to capture part of the injected noise current from the noisy TSV and routes the noise to ground.
If the p+ guard ring surrounds the nMOSFET receiver, then the band bending formed at the p-p+ interface (energy offset of a semiconductor's band structure near a p-p+ junction) can repel minority carriers back to the substrate. The p+ guard ring serves to reduce substrate sheet resistance in order to provide a low impedance path for majority carriers. Tying the p+ guard ring to a negative potential increases the barrier height for minority carriers, but in fact facilitates entry for majority carriers, and therefore can effectively protect the sensitive nMOSFET receiver.
A grounded TSV acts as either a resistive block (like a moat for a castle) at lower frequencies or as a tube chute that shunts the substrate to ground at higher frequencies, altering the substrate noise propagation. Either way serves to reduce the noise current propagation from the noisy TSV to the nMOSFET receiver. Grounded TSV can be viewed as an elongated majority carrier guard ring which equivalently functions to either reduce the substrate resistance or to steer current away from the sensitive receiver at faster signal transitions. The resistivity of the substrate is about 0.2 -cm. Below 100 GHz, the skin depth is larger than 71 μm, which is larger than T sub . This means noise currents will flow throughout the entire substrate, in this case. Unblocked noise currents can still propagate throughout the substrate and reach the nMOSFET receiver. Unblocked noise currents refer to the injected noise currents which flow under the p+ guard ring and around the grounded TSV.
At lower frequencies, noise currents see higher impedances of source/drain junction capacitance and TSV oxide and depletion capacitances, so that they tend to bypass those capacitances. During the low-to-high transition, charges accumulate at the body terminal of the nMOSFET and cause body voltage to increase. The increase of the body voltage decreases the threshold voltage, causing the drain current to increase. This phenomenon is known as threshold voltage modulation. At higher frequencies, noise currents see much lower impedances of these capacitances and can reach source terminal to increase source voltage during the low-tohigh transition. The increase of the source voltage increases the threshold voltage, causing the drain current to decrease. This phenomenon is known as junction capacitance coupling. Therefore, capacitive coupling to the victim nMOSFET is dominant at higher frequencies, whereas the body effect is more dominant at low to medium frequencies. Fig. 3 shows the noise coupling due to the coexistence of junction capacitance coupling, threshold modulation, and the parasitic inductance from the IC package. The typical flip-chip package equivalently exhibits a lumped parasitic impedance of R = 0.1 and L = 60 pH [9] which creates a finite complex impedance between the source/drain terminals on-chip and the ground off-chip. As the parasitic inductance of the flip-chip package is generally smaller than 100 pH, we also confine our parasitic inductance simulation parameter to less than 100 pH.
III. MODELING AND ANALYSIS
As for the rise time of 10 ns, we can observe pure threshold modulation at the source terminal. When the positive transition of the square signal results in positive voltage transient in the substrate, the transistor's threshold voltage drops. The reduction in threshold voltage will increase the S/D current and causes the voltage at the source terminal to rise. The parasitic inductance of the flip-chip package enhances the coupling noise voltage, as shown on the left-hand side of Fig. 3(a) . The right-hand side of Fig. 3(a) demonstrates that at a rise time of 10ps, the junction capacitance coupling dominates the noise voltage. These substrate noise currents become displacement currents when injected across the S/channel/D PN junctions. They are mainly majority carrier currents and are too small to cause latch-up. The parasitic inductance greatly increases the overall noise voltage. Fig. 3 also shows the overall enhancement of the parasitic inductance on different rise times. The amount of total substrate noise voltage is enhanced by the parasitic inductance.
Grounded TSV can absorb large amounts of noise currents at faster signal transitions as shown in Fig. 4 . Grounded TSV combined with p+ guard ring greatly improves noise decoupling. The strength of the noise decoupling also depends on the Source/Drain doping concentration. Higher S/D doping concentration relative to the substrate concentration leads to lower S/D depletion capacitance from the diffusion region to the substrate, which, in turn, results in higher capacitive impedance and hence less coupling effects. Oxide thickness is the dominant factor compared to D T SV and T SU B in the improvement of noise reduction. We include the case of the 20nm ultra thin liner as a reference, since the ultra thin liner has both larger capacitance and smaller capacitive impedance, and therefore can absorb large amounts of noise currents.
IV. CONCLUSION
This research provides a thorough discussion from both the semiconductor and EM perspectives of substrate noise induced by signal TSV, noise propagation through the substrate, and finally noise reduction via a design combination of p+ guardring and grounded TSV. The design combination can reduce noise currents by more than one order of magnitude up to a rise time of 10 ps. It has been shown that noise voltage with different rise times in the output node of the transistor up to several milli-volts can be generated by a single signal TSV. Noise voltages are known to strongly affect the behavior in analog circuits such as small signal analog amplifiers. The design combination we simulate lowers the noise voltage by less than one milli-volt up to a rise time of 10 ps.
